18 captures
17 Nov 2002 - 17 May 2008
Aug
SEP
Oct
24
2005
2006
2007
success
fail
About this capture
TIMESTAMPS
The Wayback Machine - http://web.archive.org/web/20060924094706/http://www.howell1964.freeserve.co.uk/parts/6809_data_sheet.htm
6809E Data sheet
Contents
Introduction
ARCHITECTURAL FEATURES
HARDWARE FEATURES
SOFTWARE FEATURES
MAXIMUM RATINGS
THERMAL CHARACTERISTICS
POWER CONSIDERATIONS
DC ELECTRICAL CHARACTERISTICS
BUS TIMING CHARACTERISTICS (See Notes 1, 2, 3, and 4)
FIGURE 1 - READ/WRITE DATA TO MEMORY OR PERIPHERALS TIMING DIAGRAM
FIGURE 2 - EXPANDED BLOCK DIAGRAM
FIGURE 3 - BUS TIMING TEST LOAD
ORDERING INFORMATION
PROGRAMMlNG MODEL
ACCUMULATORS (A, B, D)
DIRECT PAGE REGISTER (DP)
FIGURE 4 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT
INDEX REGISTERS (X, Y)
STACK POINTER (U, S)
PROGRAM COUNTER
CONDITION CODE REGISTER
FIGURE 5 - CONDITION CODE REGISTER FORMAT
CONDITION CODE REGISTER DESCRIPTION
CARRY FLAG (C)
OVERFLOW FLAG (V)
ZERO FLAG (Z)
NEGATIVE FLAG (N)
!IRQ MASK (I)
HALF CARRY (H)
!FIRQ MASK (F)
ENTIRE FLAG (E)
PIN DESCRIPTIONS
POWER (Vss, Vcc)
ADDRESS BUS (A0-A15)
DATA BUS (D0-D7)
READ/WRITE (R/!W)
!RESET
!HALT
BUS AVAILABLE, BUS STATUS (BA, BS)
TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS
NON MASKABLE INTERRUPT (!NMI)
FAST-INTERRUPT REQUEST (!FIRQ)
INTERRUPT REQUEST (!IRQ)
CLOCK INPUTS E, Q
BUSY
AVMA
LIC
TSC
MPU OPERATION
FIGURE 10 - CLOCK GENERATOR
FIGURE 11 - READ-MODIFY-WRITE INSTRUCTION EXAMPLE (ASL EXTENDED INDIRECT)
ADDRESSING MODES
INHERENT (INCLUDES ACCUMULATOR)
IMMEDIATE ADDRESSING
EXTENDED ADDRESSING
EXTENDED INDIRECT
DIRECT ADDRESSING
REGISTER ADDRESSING
INDEXED ADDRESSING
FIGURE. 15 - INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS
ZERO-OFFSET INDEXED
CONSTANT OFFSET INDEXED
TABLE 2 - INDEXED ADDRESSING MODE
ACCUMULATOR-OFFSET INDEXED
AUTO INCREMENT/DECREMENT INDEXED
INDEXED INDIRECT
RELATIVE ADDRESSING
PROGRAM COUNTER RELATIVE
INSTRUCTION SET
PSHU/PSHS
PULU/PULS
Push/Pull Post Byte
Transfer/Exchange Post Byte
TFR/EXG
TABLE 3 - LEA EXAMPLES
LEAX/LEAY/LEAU/LEAS
MUL
LONG AND SHORT RELATIVE BRANCHES
SYNC
SOFTWARE INTERRUPTS
16-BIT OPERATION
CYCLE-BY-CYCLE OPERATION
INSTRUCTION SET TABLES
PROGRAMMING AID
FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE
TABLE 4 - 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS
TABLE 5 - 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS
TABLE 6 - INDEX REGISTER / STACK POINTER INSTRUCTIONS
TABLE 7 - BRANCH INSTRUCTIONS
TABLE 8 - MISCELLANEOUS INSTRUCTIONS
TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES
FIGURE 18 - PROGRAMMING AID
INDEXED ADDRESSING MODES
6809 Vectors
NB: this is a work in progress so not complete.